Transcend TS128MQR72V5J Datový list

Procházejte online nebo si stáhněte Datový list pro Paměťové moduly Transcend TS128MQR72V5J. Transcend DDR2 1GB DDR2-533 ECC Registered Memory Uživatelská příručka

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 11
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 0
T
T
T
S
S
S
1
1
1
2
2
2
8
8
8
M
M
M
Q
Q
Q
R
R
R
7
7
7
2
2
2
V
V
V
5
5
5
K
K
K
240PIN DDR2 533 Registered DIMM
1024MB With 128Mx4 CL4
Transcend Information Inc.
1
Description
The TS128MQR72V5K is a 128M x 72bits DDR2-533
Registered DIMM. The TS128MQR72V5K consists of 18
pcs 128Mx4bits DDR2 SDRAMs in 60 ball FBGA
package, 2 pcs register in 96 ball uBGA package, 1 pcs
PLL driver IC and a 2048 bits serial EEPROM on a
240-pin printed circuit board. The TS128MQR72V5K is a
Dual In-Line Memory Module and is intended for
mounting into 240-pin edge connector sockets.
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible
on both edges of DQS. Range of operation frequencies,
programmable latencies allow the same device to be
useful for a variety of high bandwidth, high performance
memory system applications.
Features
RoHS compliant products.
JEDEC standard 1.8V ± 0.1V Power supply
VDDQ=1.8V ± 0.1V
Max clock Freq: 267MHZ; 533Mb/S/Pin.
Posted CAS
Programmable CAS Latency: 3,4,5
Programmable Additive Latency :0, 1,2,3 and 4
Write Latency (WL) = Read Latency (RL)-1
Burst Length: 4,8(Interleave/nibble sequential)
Programmable sequential / Interleave Burst Mode
Bi-directional Differential Data-Strobe (Single-ended
data-strobe is an optional feature)
Off-Chip Driver (OCD) Impedance Adjustment
MRS cycle with address key programs.
On Die Termination
Refresh and Self Refresh
Average Refresh Period 7.8us at lower then TCASE
85°C, 3.9us at 85°C < TCASE < 95 °C
Serial presence detect with EEPROM
Placement
L
A
C
H
J
I
K
B
G
D
E
F
M
PCB: 09-2090
Zobrazit stránku 0
1 2 3 4 5 6 ... 10 11

Shrnutí obsahu

Strany 1

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 1Description The TS128MQR72V5

Strany 2

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 10SERIAL PRESENCE DETECT SPEC

Strany 3 - Pinouts:

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 1137 Internal write to read c

Strany 4

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 2Dimensions Side Millimeter

Strany 5

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 3Pinouts: Pin No Pin Name Pi

Strany 6

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 4Block Diagram DM /CS DQS /DQ

Strany 7 - Unit Note

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 5Absolute Maximum DC Ratings

Strany 8

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 6IDD Specification parameters

Strany 9

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 7 Input AC Logic Level Parame

Strany 10 - Transcend Information Inc

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 8Timing Parameters & Spec

Strany 11

TTTSSS111222888MMMQQQRRR777222VVV555KKK 240PIN DDR2 533 Registered DIMM1024MB With 128Mx4 CL4 Transcend Information Inc. 9Four Activate Window for 2KB

Komentáře k této Příručce

Žádné komentáře